Minimizing power consumption during functional operation and during\r\nmanufacturing tests has become one of the dominant requirements for the semiconductor\r\ndesigns in the past decade. From commercial design-for-test (DFT) tools� point of view,\r\nthis paper describes how DFT tools can help to achieve comprehensive testing of low\r\npower designs and reduce test power consumption during test application.
Loading....